

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE (Case No. RA043D2C3C2)

the Application of:

FARMWALD ET AL.

Group Art Unit: 2818

Serial No: 09/779,296

Before

Filed: February 8, 2001

Examiner: T. Nguyen

MEMORY DEVICE HAVING A

VARIABLE DATA OUTPUT LENGTH

Assistant Commissioner for Patents

Washington, DC 20231

INFORMATION DISCLOSURE STATEMENT

Dear Sir:

Title:

The documents listed in the PTO-1449 are documents which were cited and provided in a parent application of the above-referenced application, namely Application Serial No. 09/492,982, filed January 27, 2000. Pursuant to 37 C.F.R. §1.98(d) and M.P.E.P. §609, copies of the documents listed in the modified Form PTO-1449 are not provided herewith.

It is believed that the Examiner may find the documents cited in the modified Form PTO-1449 material to the patentability of one or more of the claims in the above-captioned application. Accordingly, it is respectfully requested that the Examiner make his consideration of these references formally of record with the initial Office Action.

Date: May 1 , 2001

Respectfully submitted,

Neil A. Steinberg Reg. No. 34,735 650-947-5325

		MAY U 3 Z				
		(The	nto.			Sheet 1 of 16
	.1		ATTY. DOCKET NO. RA043D2C3C2		NUMBER 09/779,296	5
U.S. DEP	ARTMENT OF COM AND TRADEMARK	IMERCE OFFICE	APPLICANT(S) FARMWA	LD ET AL.		
INFORMATI	ON DISCLOSURE S BY APPLICANT	TATEMENT	FILING DATE FEBRUARY 8, 2001	GROUP ART UNIT 2818		
		U.S	. PATENT DOCUMENTS			
EXAMINER INITIALS	DOCUMENT NUMBER	DATE	NAME	CLASS	SUB CLASS	FILING DATE
	4,570,220	02/11/86	Tetrick et al.			
	4,099,231	07/04/78	Kotok et al.			
	5,175,835	12/29/92	Beighe et al.			_
	4,937,734	06/26/90	Bechtotsheim			
	4,825,416	05/25/89	Tam			i
	5,083,296	01/21/92	Hara et al.			
	4,792,926	12/20/88	Roberts			:
	4,953,128	08/28/90	Kawai et al.			
<u> </u>		FORE	IGN PATENT DOCUMENTS			
EXAMINER INITIAL	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUB CLASS	TRANSLATION YES/NO
<u> </u>	OTHER	DOCUMENTS (I	ncluding Author, Title, Date, Pertinent F	ages, Etc.)		
	D. Kawley, "SUPE	RFAST BUS SU	JPPORTS SUPERFAST TRANSACT	IONS", High		
	H. L. Kalter et al. "	A 50-ns 16Mb I	DRAM with a 10-ns Data Rate and On	-Chip ECC",	IEEE Jour	nal of Solid
	State Circuits, vol.	25 No. 5, pp. 11 "AN Experimen	18-1128 (Oct 1990) ntal 16-Mbit CMOS DRAM Chip with	1 a 100-MHz	Serial REA	D/WRITE
	Mode" IEEE Journ	nal of Solid State	e Circuits, vol. 24 No. 3, pp. 763-770	(June 1982)		
	Circuits vol. 23 No	o. 5. pp. 1095-1	8 CMOS Static RAM with 0.5-μm De 103 (Oct. 1988)			
	T. Williams et. al.,	"An Experiment	tal 1-Mbit CMOS SRAM with Config	urable Organ	ization and	Operation",
	IEEE Journal of So	lid State Circuit	s, vol. 23 No. 5, pp. 1085-1094 (Oct.	1700)		

EXAMINER		DATE CONSIDERED
	citation if reference was considered. Draw line	through citation if not in conformance to MPEP 609 and not considered.

Sheet 2 of 16 PTO-1449 (Modified) ATTY. DOCKET NO. SERIAL NUMBER RA043D2C3C2 09/779,296 U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE APPLICANT(S) FARMWALD ET AL. INFORMATION DISCLOSURE STATEMENT GROUP ART UNIT FILING DATE BY APPLICANT 2818/ **FEBRUARY 8, 2001** U.S. PATENT DOCUMENTS FILING NAME **SUB** DOCUMENT DATE **EXAMINER CLASS** DATE INITIALS NUMBER 4,445,204 04/24/84 Nishiguchi Christopher et al. 04/11/89 4,821,226 11/21/89 Ohno et. al. 4,882,712 08/21/90 Yamaguchi et a 4,951,251 12/29/92 Beighe of al. 4,928,265 Fung et al. 04/21/92 5,107,465 Lee 04/27/93 5,206,833 08/28/90 Kawai et al. 4,953,128 FOREIGN PATENT DOCUMENTS TRANSLATION YES-NO SUB DOCUMENT **EXAMINER** COUNTRY CLASS **CLASS** DATE NUMBER INITIAL OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.) T.L. Jeremiah et. al., "SYNCHRONOUS PACKET SWITCHING MEMORY AND I/O CHANNEL," IBM Tech. Disc. Bul,. Vol. 24, No. 10, pp. 4986-4987 (Mar. 1982) L. R. Metzeger, "A 16K CMOS PROM with Polysilicon Fusible Links", IEEE Journal of Solid State Circuits, vol. 18 No. 5, pp. 562-567 (Oct. 1983) A. Yuen et. al., "A 32K ASIC Synchronous RAM Using a Two-Transistor Basic Cell", IEEE Journal of Solid State Circuits, vol. 24 No. 1, pp. 57-61 (Feb. 1989) D. Jones, "Synchronous static ram", Electronics and Wireless World, vol.93, no.1622, pp. 1243-4 (Dec. 87) K. Nogami et. al., "A 9-ns HIT-Delay 32-kbyte Cache Macro for High-Speed RISC", IEEE Journal of Solid State Circuits, vol. 25 No. 1, pp. 100-108 (Feb. 1990) F. Towler et. al., "A 128k 6.5ns Access/ 5ns Cycle CMOS ECL Static RAM", 1989 IEEE international Solid State Circuits Conference, (Feb. 1989) M/Kimoto, "A 1.4ns/64kb RAM with 85ps/3680 Logic Gate Array", 1989 IEEE Custom Integrated Circuits Conference

EXAMINER

DATE CONSIDERED

		TRADE	MARK			Sheet 3 of
	TO-1449 (Modified)		ATTY. DOCKET NO. RA043D2C3C2	SERIAL	NUMBER 09/779,296	5
U.S. DEP. PATENT	ARTMENT OF COM AND TRADEMARK	MERCE OFFICE	APPLICANT(S) FARMWAI	LD ET AL.		
INFORMATION	INFORMATION DISCLOSURE STATEMENT BY APPLICANT		FILING DATE FEBRUARY 8, 2001	GROUP	ART UNIT 2818	
		U.S	. PATENT DOCUMENTS			
EXAMINER INITIALS	DOCUMENT NUMBER	DATE	NAME	CLASS	SUB CLASS	FILING DATE
	5,140,688	08/18/92	White et al.			
	5,018,111	05/21/91	Madland			
	4,734,880	03/29/88	Collins			
	4,183,095	01/08/80	Ward			
	4,975,872	12/04/90	Zaiki		T	
	5,016,226	05/14/91	Hiwada et al.			
	5,109,498	04/28/92	Kamiya et al.			
		FORE	IGN PATENT DOCUMENTS			
EXAMINER INITIAL	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUB CLASS	TRANSLATION YES/NO
,		11/				
	OTHER	DOCUMENTS (I	ncluding Author, Title, Date, Pertinent P	ages, Etc.)		
		7	"imed SRAM", 1990 IEEE Symposium on V		(Feb 1990)	
	R. Schmidt, "A memo on Circuits and Syster	ry Control Chip fons, vol. 36, No. 10	Formatting Data into Blocks Suitable for V (Oct. 1989)	ideo Applicat	ions", IEEE 7	ransactions
			CMOS Memory Controller Chip", Digital	Technical Jour	mal, No. 7 (A	ug. 1988)
	T.C. Poon et. al., "A C pp. 491-494 (June 19		ntroller Chip Implementation", IEEE Journa	l of Solid State	e Circuits, vo	l. 22 No. 3,
	E.H. Frank "The SBU	S: Sun's High Per	formance System Bus for RISC Workstation	ns" Sun Micro	systems Inc.	1990

DATE CONSIDERED

EXAMINER: Initial citation if reference was considered. Draw line through citation if not in conformance to MPEP 609 and not considered. Include copy of this form with next communication to applicant.

EXAMINER

MAY 0 3 2001

PTO-1449 (Modified)

ATTY. DOCKET NO. RA043D2C3C2 SERIAL NUMBER 09/779,296

U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE

APPLICANT(S)

FARMWALD ET AL.

INFORMATION DISCLOSURE STATEMENT BY APPLICANT

FILING DATE FEBRUARY 8, 2001 GROUP ART UNIT 2818

ILS. PATENT DOCUMENTS

EXAMINER INITIALS	DOCUMENT NUMBER	DATE	NAME	CLASS	SUB CLASS	FILING DATE
	4,205,373	May 27, 1980	Shah et al.			
	4,845,670	Jul. 4, 1989	Nishimoto et al.			
	4,509,142	Apr. 2, 1985	Childers			
	4,685,088	Aug. 4, 1987	/ Ignucci			

FOREIGN PATENT DOCUMENTS

EXAMINER INITIAL	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUB CLASS	TRANSLATION YES/NO
	0 246 767	April 28, 1987	EPO			
	0 334 552	Mar. 16, 1989	EPO			
	0 276 871	Jan. 29, 1988	EPO	-		

OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)

European Search Report for EPO Patent Application No. 00 101 1832
European Search Report for EPO Patent Application No. 89 30 2613
Z. Amitai, "New System Architectures for DRAM Control and Error Correction", Monolithic Memories Inc., Electro/87 and Mini/Mico Northeast: Focusing on the OEM Conference Record, pp. 1132, 4/31-3, (April 1987)
N. Siddique, "100-MHz DRAM Controller Sparks Multiprocessor Designs", Electronic Design, pp. 138-141, (Sept 1986)
H. Kuriyama et al., "A 4 Mbit CMOS SRAM WITH 8-NS SERIAL ACCESS TIME", IEEE Symposium On VLSI Circuits Digest Of Technical Papers, pp. 51-52, (June 1990)
J. Chun et al., "A 12ns GaAs 4K Read Only Memory", IEEE Gallium Arsenide Integrated Circuit Symposium Technical Digest, pp. 83-86, (Nov. 1988)
A. Fielder et al., "A 3 NS 1K X 4 STATIC SELF-TIMED GaAs RAM", IEEE Gallium Arsenide Integrated Circuit Symposium Technical Digest, pp. 67-70, (Nov. 1988)
JEDEC Standard No. 21C

EY	Δ	м	IN	F	R/

DATE CONSIDERED

	PA)			Sheet 5 of 16
F	PTO-1449 (Modified)	PADEMARKO	ATTY. DOCKET NO. RA043D2C3C2	SERIAL	NUMBER 09/779,296	5
U.S. DEP	ARTMENT OF COM AND TRADEMARK	MERCE	APPLICANT(S) FARMWAI	LD ET AL.		
INFORMATI	ON DISCLOSURE S BY APPLICANT	TATEMENT	FILING DATE FEBRUARY 8, 2001	GROUP ART UNIT		
		U.S	S. PATENT DOCUMENTS			
EXAMINER INITIALS	DOCUMENT NUMBER	DATE	NAME	CLASS	SUB CLASS	FILING DATE
	4,945,516	07/31/90	Kashiyama /			
	4,807,189	02/21/89	Pinkham et al.			
	4,586,167	04/21/89	Fujishima et al.			
	4,337,523	06/29/82	Hotta et al.			
	4,920,483	04/24/90	Pogue et al.			
	4,845,664	07/04/89	Aichelmann, Jr. et al.			
	4,750,839	06/14/88	Wang et al.			
	4,513,370	04/23/85	Ziv et al.			
	4,975,872	12/04/90	Zaiki			
	5,109,498	04/28/92	Kamiya et al.			
		FORI	EIGN PATENT DOCUMENTS			
EXAMINER INITIAL	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUB CLASS	TRANSLATION YES/NO
	OTHER	DOCUMENTS (Including Author, Title, Date, Pertinent P	ages, Etc.)		
	F. Miller et. al., "H	IGH FREQUEN	NCY SYSTEM OPERATION USING S . 430-432 Chicago, IL, USA; 15-17 Se	SYNCHRON	NOUS SRA	MS",
	K. Ohta, "A 1-Mbi	DRAM with 3	3-MHz Serial I/O Ports", IEEE Journal	of Solid Sta	ite Circuits,	vol. 21 No.
	5, pp. 649-654 (Oc	t. 1986)				

EXAMINER

DATE CONSIDERED

PTO-1449 (Modified)

U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE ATTY. DOCKET NO. RA043D2C3C2 SERIAL NUMBER 09/779,296

APPLICANT(S)

FARMWALD ET AL.

INFORMATION DISCLOSURE STATEMENT BY APPLICANT

FILING DATE FEBRUARY 8, 2001 GROUP ART UNIT 2818

ILS. PATENT DOCUMENTS

	0.0.1	ATENT DOCUMENTS			
DOCUMENT NUMBER	DATE	NAME	ØLASS	SUB CLASS	FILING DATE
4,891,791	01/02/90	Iijima /			
4,092,665	05/30/78	Saran			
4,799,199	01/17/89	Scales, III et al.			
5,093,807	03/03/92	Hashimoto et al.			
3,882,470	05/06/75	Hunter			
4,315,308	02/09/82	Jackson			
5,148,523	09/15/92	Harlin et al.			
5,142,637	09/25/92	Harlin et al.			
4,719,602	01/12/98	Hag et al.			
4,785,394	11,15,88	Fischer			
5,083,260	01/21/92	Tsuchiya			
4,954,987	09/04/90	Auvinen et al.			
4,675,850	06/23/87	Kumanoya et al.			
4,788,667	11/29/88	Nakano et al.			
	NUMBER 4,891,791 4,092,665 4,799,199 5,093,807 3,882,470 4,315,308 5,148,523 5,142,637 4,719,602 4,785,394 5,083,260 4,954,987 4,675,850	DOCUMENT NUMBER 4,891,791 01/02/90 4,092,665 05/30/78 4,799,199 01/17/89 5,093,807 03/03/92 3,882,470 05/06/75 4,315,308 02/09/82 5,148,523 09/15/92 5,142,637 09/25/92 4,719,602 01/12/98 4,785,394 11,15,88 5,083,260 01/21/92 4,954,987 09/04/90 4,675,850 06/23/87	DOCUMENT NUMBER DATE NAME 4,891,791 01/02/90 Iijima 4,092,665 05/30/78 Saran 4,799,199 01/17/89 Scales, III et al. 5,093,807 03/03/92 Hashimoto et al. 3,882,470 05/06/75 Hunter 4,315,308 02/09/82 Jackson 5,148,523 09/15/92 Harlin et al. 5,142,637 09/25/92 Harlin et al. 4,719,602 01/12/98 Hag et al. 4,785,394 11,15,88 Fischer 5,083,260 01/21/92 Tsuchiya 4,954,987 09/04/90 Auvinen et al. 4,675,850 06/23/87 Kumanoya et al.	DOCUMENT NUMBER DATE NAME CLASS 4,891,791 01/02/90 Iijima 4,092,665 05/30/78 Saran 4,799,199 01/17/89 Scales, III et al. 5,093,807 03/03/92 Hashimoto et al. 3,882,470 05/06/75 Hunter Hunter 4,315,308 02/09/82 Jackson 5,148,523 09/15/92 Harlin et al. 5,142,637 09/25/92 Harlin et al. 4,719,602 01/12/98 Hag et al. 4,785,394 11,15,88 Fischer 5,083,260 01/21/92 Tsuchiya 4,954,987 09/04/90 Auvinen et al. 4,675,850 06/23/87 Kumanoya et al.	DOCUMENT NUMBER DATE NAME SUB CLASS 4,891,791 01/02/90 Iijima 4,092,665 05/30/78 Saran 4,799,199 01/17/89 Scales, III et al. 5,093,807 03/03/92 Hashimoto et al. 3,882,470 05/06/75 Hunter 4,315,308 02/09/82 Jackson 5,148,523 09/15/92 Harlin et al. 4,719,602 01/12/98 Hag et al. 4,785,394 11,15,88 Fischer 5,083,260 01/21/92 Tsuchiya 4,954,987 09/04/90 Auvinen et al. 4,675,850 06/23/87 Kumanoya et al.

FOREIGN PATENT DOCUMENTS

EXAMINER INITIAL	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUB CLASS	TRANSLATION YES/NO

OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)

M. Bazes et. al., "A Programmable NMOS DRAM Controller for Microcomputer Systems with Dual-Port Memory and Error Checking and Correction", IEEE Journal of Solid State Circuits, vol. 18 No. 2, pp. 164-/172 (Apr. 1983)

A. Agarwal, "An Evaluation of Directory Schemes for Cache Coherence", IEEE document pp.280-289 (1988)

K. Numata et. al. "New Nibbled-Page Architecture for High Density DRAM's", IEEE Journal of Solid State Circuits, vol. 24 No. 4, pp. 900-904 (Aug. 1989)

EXAMINER

DATE CONSIDERED

Sheet 7 of 16 ARKOVÝ DOCKET NO. RA043D2C3 SERIAL NUMBER PTO-1449 (Modified) 09/779,296 RA043D2C3C2 U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE APPLICANT(S) FARMWALD ET AL. INFORMATION DISCLOSURE STATEMENT FILING DATE GROUP ART UNIT BY APPLICANT **FEBRUARY 8, 2001** 2818/ U.S. PATENT DOCUMENTS **FILING** SUB DATE NAME DOCUMENT **EXAMINER** CLASS **CLASS** DATE INITIALS NUMBER 05/05/87 Novak, et. al 4,633,735 06/09/87 Morimoto, et. al 4,672,470 Katznelson/ 01/12/88 4,719,505 Baji, et. al 4,825,287 04/25/89 Chappell, et. al 07/04/89 4,845,677 Kowshik, et. al 10/10/89 4,873,671 10/24/89 Nakabayashi, et. al 4,876,670 4,901,036 02/13/90 Herold, et. al FOREIGN PATENT DOCUMENTS **SUB EXAMINER** DOCUMENT **CLASS CLASS** COUNTRY NUMBER DATE INITIAL **EPO** 05/30/89 EP 0218523 **EPO** 09/21/88 EP 0282735 OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.) Horowitz et al, "MIPS-X: A 20-MIPS Peak 32-Bit Microprocessor with ON-Chip Cache", IEEE J. Solid State Circuits, vol. SC-22, No. 5, pp. 790-798 (Oct. 1987) Robert J. Lodi et al., "Chip and System Characteristics of a 2048-Bit MNOS-BORAM LSI Circuit," 1976 IEEE International Solid-State Circuits Conference (Feb. 18, 1976)

DATE CONSIDERED

EXAMINER: Initial citation if reference was considered. Draw line through citation if not in conformance to MPEP 609 and not considered.

EXAMINER

Include copy of this form with next communication to applicant.

·	(MAY 0 3 2	20 3C154 3.			Shee	et_8_ of_16
	PTO-1449 (Modified		ATTY. DOCKET NO. RA043D2C3C2	SERIAL	NUMBER 09/779,29	Ł	<u>,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,</u>
U.S. DEP	ARTMENT OF CO AND TRADEMAR	MMERCE K OFFICE	APPLICANT(S) FARMWA	LD ET AL.		-	
INFORMATI	ON DISCLOSURE BY APPLICANT	STATEMENT	FILING DATE FEBRUARY 8, 2001	GROUP	ART UNI	Т	
		U.S	. PATENT DOCUMENTS		,		
EXAMINER INITIALS	DOCUMENT NUMBER	DATE	NAME	CLASS	SUB CLASS		LING ATE
	4,979,145	12/18/90	Remington, et. al				
	5,009,481	04/23/91	Kinoshita, et. al				
	5,016,226	05/14/91	Hiwada, et. al		<u></u>		
	5,036,495	07/30/91	Busch, et. al				
	5,111,486	05/05/92	Oliboni, et. al			<u> </u>	
	5,123,100	06/16/92	Hisada, et. al				
	5,142,376	08/25/92	Ogura				
	5,276,846	01/04/94	Aichelmann Jr., et. al				
		FORE	IGN PATENT DOCUMENTS				
EXAMINER INITIAL	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUB CLASS	TRAN YI	ISLATION ES:NO
		1./					
			<u> </u>				
V S	OTHER Vhiteside, Frank, A tate Circuits Confere	Dual-Port 65ns 6	ncluding Author, Title, Date, Pertinent 164Kx4 DRAM with a 50MHz Serial 1986)	Pages, Etc.) Output," [EEE Interna	ational	Solid-
	/						
EXAMINER			DATE CONSIDERED				
EXAMINER:	Initial citation if referen	ce was considered.	Draw line through citation if not in conformation.	nance to MPE	P 609 and no	ot consi	dered.

PATENT	Ar o 3 200 S	^ She	et 9 of 16
PTO-1449 (Modified)	PEMARY OF THE PROPERTY OF THE	SERIAL NUMBER 09/779,296	<u> </u>
U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE	APPLICANT(S) FARMWAL	LD ET AL.	
INFORMATION DISCLOSURE STATEMENT BY APPLICANT	FILING DATE FEBRUARY 8, 2001	GROUP ART UNIT 2818	

U.S. PATENT DOCUMENTS

EXAMINER INITIALS	DOCUMENT NUMBER	DATE	NAME	CLASS	SUB CLASS	FILING DATE
	5,301, 278	04/05/95	Bowater, et. al			
	5,361,277	11/01/94	Grover			
	5,684,753	11/04/97	Hashimoto, et al			

FOREIGN PATENT DOCUMENTS

EXAMINER INITIAL	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUB CLASS	TRANSLATION YES/NO
	WO 89/12936	12/28/89	PCT			
			of the second			

OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)

Pinkham, Raymond, "A High Speed Dual Port Memory with Simultaneous Serial and Random Mode Access for Video Applications," IEEE Journal of Solid-State Circuits, Vol. SC-19, No. 6, pp. 999-1007 (Dec. 1984)
Ishimoto, S. et al., "A 256K Dual Port Memory," ISSCC Digest of Technical Papers, p. 38-39 (Feb. 1985)
Iqbal, Mohammad Shakaib, "Internally Timed RAMs Build Fast Writable Control Stores," Electronic Design, pp. 93-96 (August 25, 1988)
Schnaitter, William M. et al., "A 0.5-GHz CMOS Digital RF Memory Chip," IEEE Journal of Solid-State Circuits, vol. SC-21, no. 5, pp. 720-726 (Oct. 1986)
Bursky, Dave, "Advanced Self-Timed SRAM Pares Access Time to 5 ns," Electronic Design, pp. 145-147 (Feb. 22, 1990)
Tomoji Takada et al., "A Video Codec LSI for High-Definition TV Systems with One-Transistor DRAM Line Memories." IEEE Journal of Solid-State Circuits, Vol. 24, No. 6, pp. 1656-1659 (Dec. 1989)

EXAMINER	DATE CONSIDERED
EXAMINER: Initial citation if reference was considered. Draw line	through citation if not in conformance to MPEP 609 and not considered.

PTO-1449 (Modified)

U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE

ATTY. DOCKET NO. RA043D2C3C2 SERIAL NUMBER 09/779,296

APPLICANT(S)

FARMWALD ET AL.

INFORMATION DISCLOSURE STATEMENT BY APPLICANT

FILING DATE FEBRUARY 8, 2001 GROUP ART UNIT 2818

U.S. PATENT DOCUMENTS

		T	ATENT DOCUMENTS			
EXAMINER INITIALS	DOCUMENT NUMBER	DATE	NAME	CLASS	SUB CLASS	FILING DATE
	4,330,852	May 18, 1982	Redwine et al.			
	4,703,418	Oct. 27, 1987	James			
	4,726,021	Feb. 16, 1988	Horiguchi et al.			
	4,870,562	Sept. 26, 1989	Kimoto et al.			
	4,763,249	Aug. 09, 1988	Bomba et al			
	4,394,753	July 19, 1983	Penzel			
	4,785,428	Nov. 15, 1988	Bajwa			
	4,680,738	July 14, 1987	/Tam			

FOREIGN PATENT DOCUMENTS

EXAMINER INITIAL	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUB CLASS	TRANSLATION YES/NO
	S56-82961	July 7, 1981	Japan			
	S57-14922	Jan 26, 1982	Japan			
	Sho 60-80193	May 8, 1983	Japan			
	Sho 60-55459	Mar. 30, 1985	Japan			
	S61-72350	April 14, 1986	Japan			
	S63-142445	June 14, 1988	Japan			
	B63-46864	Sept. 19, 1988	Japan			
	S64-29951	Jan. 31, 1989	Japan			

OTHER D	OCUMENTS (In	cluding Author,	Title, Date, Per	tinent Pages, I	Etc.)	 _

EXAMINER D	DATE CONSIDERED
------------	-----------------

Maro	30154 30154	Sheet 11_ of 10
PTO-1449 (Modified)	OCKET NO. RA043D2C3C2	SERIAL NUMBER 09/779,296
U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE	APPLICANT(S) FARMWA	LD ET AL.
INFORMATION DISCLOSURE STATEMENT BY APPLICANT	FILING DATE FEBRUARY 8, 2001	GROUP ART UNIT 2818

U.S. PATENT DOCUMENTS

		0.3.	PATENT DOCUMENTS			
EXAMINER INITIALS	DOCUMENT NUMBER	DATE	NAME	CLASS	SUB CLASS	FILING DATE
	3,691,534	09/12/72	Veradi, et. al			
	3,771,145	11/06/73	Wiener			
	4,231,104	10/28/80	St.Clair			
	4,466,127	08/14/84	Ohgishi, et. al			
	4,536,795	08/20/85	Hirota, et. al			
	4,616,268	10/07/86	Shida, et. al			
	4,629,909	12/16/86	Cameron			
	4,631,659	12/23/86	Hayne, et. al			
	4,648,102	03/03/87	Riso, et. al			

FOREIGN PATENT DOCUMENTS

EXAMINER INITIAL	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUB CLASS	Translation Yes/No
	EP 0424774	05/02/91	EPO			
	EP 0449052	/ 03/29/90	EPO			

OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)

 Takasugi, A. et al., "A Data-Transfer Architecture for Fast Multi-Bit Serial Acess Mode DRAM," 11th
European Solid State Circuits Conference, Toulouse, France pp.161-165 (Sep. 1985)
Amitai, Z., "Burst Mode Memories Improve Cache Design," WESCON/90 Conference Record, pp. 29-32 (Nov. 1990)
Ikeda, Hiroaki et al., "100 MHz Serial Acess Architecture for 4Md Field Memory," Symposium of VLSI Circuits, Digest of Technical Papers, pp. 11-12 (Jun. 1990)
Schmitt-Landsiedel, Doris, "Pipeline Architecture for Fast CMOS Buffer RAMs," IEEE Journal of Solid-State Circuits, Vol. 25, No. 3, pp. 741-747 (Jun. 1990)

EXAMINER	DATE CONSIDERED

Sheet_12_ of_16 «**Ö**ÓCKET NO. SERIAL NUMBER PTO-1449 (Modified) 09/779,296 RA043D2C3C2 U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE APPLICANT(S) FARMWALD ET AL. INFORMATION DISCLOSURE STATEMENT FILING DATE **GROUP ART UNIT** BY APPLICANT **FEBRUARY 8, 2001** 2818 **U.S. PATENT DOCUMENTS** FILING SUB NAME DATE **EXAMINER** DOCUMENT **CLASS CLASS** DATE NUMBER INITIALS Janson et al. 4,482,999 11/13/84 Collins et al, 05/30/89 4,835,674 Iyer/ 03/09/93 5,193,193 01/12/93 **l**ýer 5,179,667 Fujishima et al. 05/15/90 4,926,385 Magerl 01/21/86 4,566,099 02/07/89 Kelly 4,803,621 05/13/86 Billy 4,589,108 Aria et al. 09/26/89 4,870,622 \07\28'/92 Aria et al. 5,134,699 **∖ J10/3,**1/89 Johnson et al. 4,878,166 07/18/89 Chomel et al. 4,849,965 Johnson et al. 07/25/89 4,851,990 FOREIGN PATENT DOCUMENTS TRANSLATION YES/NO **SUB EXAMINER** DOCUMENT **CLASS CLASS** COUNTRY DATE NUMBER INITIAL

	OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)
 /	

EXAMINER

DATE CONSIDERED

AFE.	2007 2	Sheet 13 of 1
PTO-1449 (Modified)	RA043D2C3C2	SERIAL NUMBER 09/779,296
U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE	APPLICANT(S) FARMWAI	LD ET AL.
INFORMATION DISCLOSURE STATEMENT BY APPLICANT	FILING DATE FEBRUARY 8, 2001	GROUP ART UNIT 2818

II C	PATENT	DOCUMENTS

EXAMINER INITIALS	DOCUMENT NUMBER	DATE	NAME	CLASS	SUB CLASS	FILING DATE
	4,048,673	09/13/77	Hendrie et al.			
	4,748,617	05/31/88	Drewlo			
	4,435,762	03/06/84	Milligan et al.			
	4,839,801	06/13/89	Nicely et al.			
	4,949,301	08/14/90) Joshi et al.		_	
	4,047,246	09/06/77	Kerllénevich et al.			
	5,029,124	07/02/91	Leahy et al.			
	4,625,307	11/25/86	Tulpule et al.			

		FOREIGN	PATENT DOCUMENTS			
EXAMINER INITIAL	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUB CLASS	Translation Yes-no
		11/				

OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)

Watanabe, T.; "Session XIX: High Density SRAMS"; IEEE International Solid State Circuits Conference pp. 266-267 (1987)
Ohno, C.; "Self-Timed RAM: STRAM"; Fujitsu Sci. TechJ., 24, 4, pp 293-300 (Dec. 1988)
 "Fast Packet Bus for Microprocessor Systems with Caches", IBM Technical Disclosure Bulletin, pp.279-282 (Jan 1989)
Gustavson, D. "Scalable Coherent Interface"; Invited Paper, COMPCON Spring '89, San Francisco, CA; IEEE, pp. 536-538 (Feb 27-Mar 3, 1989)
James, D.; "Scalable I/O Architecture for Busses"; IEEE, pp. 539-544 (April 1989)

EXAMINER		DATE CONSIDERED	
/		the state of the s	

Sheet 14 of 16

PTO-1449 (Modified)

U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE

ATTY. DOSENET NO. ADEMARY A043D2C3C2

SERIAL NUMBER 09/779,296

APPLICANT(S)

FARMWALD ET AL.

INFORMATION DISCLOSURE STATEMENT
BY APPLICANT

FILING DATE FEBRUARY 8, 2001 GROUP ART UNIT 2818

U.S. PATENT DOCUMENTS

EXAMINER INITIALS	DOCUMENT NUMBER	DATE	NAME	CLASS	SUB CLASS	FILING DATE
	5,034,964	Jul. 23, 1991	Khan et al.			

FOREIGN PATENT DOCUMENTS

EXAMINER INITIAL	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUB CLASS	TRANSLATION YES/NO
	SHO 58-192154	Nov. 9, 1983	Japan			
	SHO 63-34795	Feb. 15, 1988/	Japan			
	SHO 61-107453	May 26, 1986	Japan			
	SHO 63-91766	April 22, 1988	Japan			
	SHO 62-16289	Jan. 24, 1987	Japan			
	SHO 61-160556	Oct. 4, 1986	Japan			

OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)

Robert J. Lodi et al., "MNOS-BORAM Memory Characteristics," IEEE Journal of Solid-State Circuits, vol. SC-11, No. 5, pp. 622-631 (Oct. 1976)

Gregory Uvieghara et al., "An On-Chip Smart Memory for a Data-Flow CPU," IEEE Journal of Solid-State Circuits, vol. 25, No. 1, pp. 84-89 (Feb. 1990)

Ray Pinkham et al., "A 128Kx8 70-MHz Multiport Video RAM with Auto Register Reload and 8x4 WRITE Feature," IEEE Journal of Solid State Circuits, vol. 23, no. 3, pp. 1133-1139 (Oct. 1988)

Hans-Jurgen Mattausch et al., "A Memory-Based High-Speed Digital Delay Line with a Large Adjustable Length," IEEE Journal of Solid-State Circuits, vol. 23, no. 1, pp. 105-110 (Feb. 1988)

Kanopoulos, Nick and Jill H. Hallenbeck, "A First-In, First-Out Memory for Signal Processing Applications," IEEE Transactions on Circuits and Systems, Vol. CAS-33, No. 5, pp. 556-558 (May 1986)

EXAMINÉR	DATE CONSIDERED
EAAWIIYER	

PTO-1449 (Modified)

U.S. DEPARTMENT OF COMMERCE
PATENT AND TRADEMARK OFFICE

Sheet 15 of 16

RA043D2C3C2

SERIAL NUMBER
09/779,296

APPLICANT(S)

FARMWALD ET AL.

INFORMATION DISCLOSURE STATEMENT BY APPLICANT

FILING DATE
FEBRUARY 8, 2001

GROUP ART UNIT

U.S. PATENT DOCUMENTS

EXAMINER INITIALS	DOCUMENT NUMBER	DATE	NAME	CLASS	SUB CLASS	FILING DATE
	4,755,937	July 5, 1989	Glier			
	4,875,192	Oct 17, 1989	Matsumoto			

FOREIGN PATENT DOCUMENTS

EXAMINER	DOCUMENT		(corp.ray	GY A SG	SUB	TRANSLATION YES/NO	
INITIAL	NUMBER	DATE	COUNTRY	CLASS	CLASS		

OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)

Pelgrom et al., "A 32-kbit Variable-Length Shift/Register for Digital Audio Application", IEEE Journal of Solid-State Circuits, vol. sc-22, no. 3, June 1987, pp 415-422
Grover et al., "Precision Time-Transfer in Transport Networks Using Digital Crossconnect Systems", IEEE Paper 47.2 Globecom, 1988, pp 1544-1548
Gustavson et al., "The Scalable Interface Project (Superbus)" (DRAFT), SCI-22 Aug 88-doc1 pp 1-16, August 22, 1988
Knut Alnes, "SCI: A Proposal for SCI Operation", SCI-10Nov88-doc23, Norsk Data, Oslo, Norway, pp. 1-12, Nov. 10, 1988
Knut Alnes, "SCI: A Proposal for SCI Operation", SCI-6Jan89-doc31, Norsk Data, Oslo, Norway, pp. 1-24, Jan 6, 1989
Bakka et al., "SCI: Logical Level Proposals", SCI-6Jan89-doc32, Norsk Data, Oslo, Norway, pp. 1-20, Jan 6, 1989
Knut Alnes, "Scalable Coherent Interface", SCI-Feb89-doc52, (To appear in Eurobus Conference Proceedings May 1989) pp. 1-8
Boysel et al., "Four-Phase LSI Logic Offers New Approach to Computer Designer", Four-Phase Systems Inc. Cupertino, CA, Computer Design, April 1970, pp. 141-146,
Boysel et al., "Random Access MOS Memory Packs More Bits To The Chip", Electronics, Feb. 16, 1970, pp. 109-146

EXAMINER		DATE CONSIDERED
	<u>, </u>	

4		
_		

9		•	8		
YAJ	0	3 5001			
		.=	5 /		

PTO-1449 (Modified)

U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE

A FRANCENSION OF THE PROPERTY OF THE PROPERTY

SERIAL NUMBER 09/779,296

Sheet 16 of 16

APPLICANT(S)

FARMWALD ET AL.

INFORMATION DISCLOSURE STATEMENT BY APPLICANT

FILING DATE FEBRUARY 8, 2001 GROUP ART UNIT 2818

U.S. PATENT DOCUMENTS

EXAMINER INITIALS	DOCUMENT NUMBER	DATE	NAME	CLASS	SUB CLASS	FILING DATE
				<i>4</i> " 		

FOREIGN PATENT DOCUMENTS

EXAMINER INITIAL	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUB CLASS	TRANSLATION YES/NO
INTIME	NONDEN					
		}				
		-	1		l	

OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)

Hansen et al., "A RISC MICROPROCESSOR WITH INTEGRAL MMU AND CACHE INTERFACE", MIPS Computer Systems, Sunnyvale, CA, {EEE 1986 pp 145-148
Moussouris et al., "A CMOS PROCESSOR WITH INTEGRATED SYSTEMS FUNCTIONS", MIPS Computer Systems, Sunnyvale, CA, IEEE 1986 pp 126-130
"LR2000 High Performance RISC Microprocessor Preliminary" LSI Logic Corp. 1988, pp. 1-15
"LR2010 Floating Point Accelerator Preliminary" LSI Logic Corp. 1988, pp 1-20
"High Speed CMOS Databook", Integrated Device Technology Inc. Santa Clara, CA, 1988 pp 9-1 to 9-14
Riordan T. "MIPS R2000 Processor Interface 78-00005(C)", MIPS Computer Systems, Sunnyvale, CA, June 30, 1987, pp 1-83
 Moussouris, J. "The Advanced Systems Outlook-Life Beyond RISC: The next 30 years in high-performance computing", Computer Letter, July 31, 1989 (an edited excerpt from an address at the fourth annual conference on the Advanced Systems Outlook, in San Francisco, CA (June 5))

EVA	MINER	

DATE CONSIDERED

EXAMINER: Initial citation if reference was considered. Draw line through citation if not in conformance to MPEP 609 and not considered. Include copy of this form with next communication to applicant.

•